I. INTRODUCTION

O
VER THE past few years, low-power low-voltage siliconon-insulator MOS technology has emerged as a leading candidate for highly integrated mixed-mode circuits for wireless applications. While digital system design has continually pushed for the increased speed of minimum size devices, analog designers have often employed longer channels to avoid shortchannel effects (SCEs) and achieve higher voltage gain. However, in the nanoscale regime, upcoming CMOS technologies face many technological challenges [1] , the most crucial being the SCEs that tend to degrade the analog figures of merit (FOM) such as Early voltage (V EA ), transconductance-to-current ratio (g m /I ds ), intrinsic dc gain (A VO = g m /g ds = g m /I ds × V EA ) and cutoff frequency (f T = g m /2πC gg where g m is the transconductance and C gg is the total gate capacitance) [2] , [3] . To overcome the degradation in analog FOM, certain techniques such as HALO implants and laterally asymmetric channel (LAC) or graded-channel (GC) design [4] , [5] have been proposed. However, in nanoscale devices, the control of the dopant profile at the source end of the channel (enabling a feasible LAC/GC or HALO concept) is a technological challenge. Therefore, alternative and innovative techniques are required for improving the analog FOM of sub-100 nm MOS devices.
The weak inversion (WI) region in MOSFETs offers relatively higher A VO along with lowest power dissipation and lower harmonic distortion [6] . The drawbacks of operating in WI are SCEs and relatively slow devices. Due to SCEs, f T deteriorates (in addition to A VO ) as the gate weakens its control over the channel. SCEs in nanoscale devices can be suppressed by using multigate devices. FinFET, a multigate architecture, has received considerable attention in recent years owing to the suppression of SCEs and excellent scalability, and has thus been regarded as a possible candidate for device scaling at the end of International Technology Roadmap for Semiconductors [1] .
We use the concept of source/drain extension (SDE) region engineering (also known as gate-underlap design), which has been studied for digital applications [7] - [10] to significantly improve the analog FOM of 60 and 30 nm FinFETs. In the gateunderlap architecture, the SDE region profiles are designed such that the FinFET channel and SDE regions adjacent to the gate are without any dopant. Our initial work on underlap design in double gate MOSFETs [11] and FinFETs [12] has shown promising results to improve analog FOM. In this paper, we focus specifically on ultra-low-voltage (ULV) analog applications focusing on device design and optimization, analyzing important device parameters such as fin width and aspect ratio apart from the SDE region parameters, and targeting applications for the low-voltage/low-frequency base-band applications.
II. SIMULATIONS
Undoped FinFETs [ Fig. 1(a) ] analyzed here have been simulated using the 3-D simulator ATLAS [13] with gate length (L g ) of 60 and 30 nm, gate oxide thickness (T ox ) of 2.2 nm, and fin height (H fin ) of 60 nm. Fin width (T fin ) was varied from 22 to 42 nm for 60 nm devices whereas T fin was varied from 12 to 24 nm for 30 nm FinFETs. Drain voltage (V ds ) was fixed at 0.2 V whereas gate bias (V gs ) was always maintained below threshold voltage (V th ) in order to analyze the potential of FinFETs for ULV analog applications. Analog/RF FOM are extracted at current density (J ds ) of 5 µA/µm. The simulations have been performed with the Lombardi mobility model [13] , which accounts for surface roughness scattering, acoustic 0018-9383/$25.00 © 2007 IEEE phonon scattering and optical intervalley scattering. Quantum effects will not be significant in this paper as undoped FinFETs, with H fin and T fin > 10 nm, are optimized for operation in the WI region [14] . The source/drain profile was modeled using the expression N SD (x) = (N SD (x)) peak exp(−x 2 /σ 2 ), where (N SD ) peak is the peak source/drain doping. σ (lateral straggle) defines the roll-off [10] of the source/drain profile as σ = 2sd/ ln(10), where s is the spacer width and d is the source/drain doping gradient [9] , [10] evaluated at the gate edge (d = 1/|dN SD (x)/dx|) was varied from 3 to 9 nm/decade. The lateral straggle parameter σ was varied from 5 to 15 nm and the spacer widths corresponding to these values of σ lie in the range of 3-90 nm. Fig. 2(a) and (b) show the simulated and experimental [15] I ds -V gs characteristics for 60 nm FinFETs at low (50 mV) and high (1.2 V) drain bias. The Subthreshold slope (S-slope) values for these devices are given in Table I . The agreement of our simulation with experimental results [15] provides a reasonable basis for our analysis. Since our interest is to analyze FinFETs for ULV analog applications, we focus our attention to designing with low V ds at lower J ds . It should be noted that the problem of access resistance is more severe in FinFETs because they lack the equivalent of a deep source/drain region that makes the formation of low resistance silicide contacts possible [16] , [17] . Although some solutions such as using low barrier silicides or thickening the fin outside the gate region with selective deposition are available, the reduction of access resistance is still a technological challenge. This parasitic resistance will not significantly impact the device performance at low J ds . In the subsequent discussion, we will focus our attention on devices with T fin = 32 nm and analyze the ULV analog behavior by varying the SDE region parameters. Fig. 3(a) shows the method used in this paper to extract the effective channel length (L eff ) of gate-underlap devices. Please note that L eff is gate-bias-dependent and therefore different in weak and strong inversion regions. As our region of interest is in the subthreshold region, we evaluate L eff in the WI region. In the underlap region, the depletion layer boundary (i.e., the position in the channel where the electron concentration is lower than the net doping) at the source (or drain) edge depends on s and d. Therefore, as shown in Fig. 3(a) , the contribution of the SDE region to L eff can be taken as the distance from the depletion layer boundary (at source/drain end) to the gate edge [18] . Fig. 3 Fig. 4(a) , the lowest V th value corresponds to d = 9 nm/dec whereas the highest value represents d = 3 nm/dec. For each σ curve in Fig. 4(b) , the highest S-slope value corresponds to d = 9 nm/dec whereas the lowest value represents d = 3 nm/dec. FinFETs designed with lower σ value perform worse than those with abrupt SDE regions as lower σ with higher d value (at a given s) result in a shorter L eff and degrade the performance [10] . Please note that larger values of σ can be obtained by 1) increasing d at a constant s or 2) increasing s for a fixed d. The case 1) is undesirable as it would result in shorter L eff (significant SCEs). The condition 2) is feasible as it yields longer L eff (reduced SCEs). In this paper, larger σ values refer to case 2), i.e., increasing s at a constant d to obtain the higher σ values. An increase in σ from 5 to 15 leads to an improvement in both A VO and f T . This is somewhat surprising as it indicates an increase in f T with increase in L eff . We will show in subsequent discussion that the key issue to improve f T is the effectiveness of underlap design in reducing the fringing capacitance, along with the improvement in g m . Also, devices designed with large σ values along with much larger spacer widths (σ = 15 with s = 86 nm) lead to a reduction in the f T due to the additional parasitic series resistance associated with wider spacers. It is important to note that in a conventional design with abrupt SDE regions, it is not possible to attain a simultaneous improvement in A VO and f T , as an increase in A VO requires a longer L g (assuming a linear dependence of V EA on L g ), which would compromise f T because of a The limitation of too wide a spacer or too large a straggle is extra parasitic series resistance effect. These values of s suggest that to achieve significant improvement in both A VO and f T , the maximum s value should be limited to 60 nm. However, FinFETs designed with optimal σ values and wider spacers within this limit result in higher values of both f T and A VO .
III. RESULTS AND DISCUSSION
To further investigate the potential of underlap design for ULV analog applications in short channel FinFETs, we examined the extent of improvement in f T and A VO in 30 nm devices. As shown in Fig. 6 (a) and (b), for a substantial improvement (∼ ×2.5 as compared with abrupt SDE devices) in f T and A VO , FinFETs should be designed with σ values lying between 10-15 nm along with wider spacers (∼50 nm). The extent of improvement in A VO and f T is much higher in 30 nm devices (∼ ×2.5) as compared to 60 nm FinFETs (∼ ×1.5) thus suggesting that SDE engineering will become even more suitable at ultra-short gate lengths. A crossover is observed between the data relating to d = 3 and 5 nm/dec for σ = 12.5 and 15 nm, respectively, in the graphs of f T and A VO . As s is increased beyond a certain critical value ( ∼ =55 nm), parasitic series resistance effect associated with wider spacers and steeper gradient becomes important and eventually the rate of improvement of analog FOM decreases. causes the crossover between the data points. Also, as shown in Fig. 3(b) and (c), (L eff ) σ=12.5 nm,d=3 nm/dec > (L eff ) σ=15 nm,d=5 nm/dec thus suggesting that wider spacers for σ = 12.5 nm (d = 3 nm/dec) will degrade the device performance as compared to that designed with σ = 15 nm (d = 5 nm/dec). Fig. 7(a) shows the I ds -V gs characteristics at drain bias of 0.2 V for 30 nm devices. An increase in σ (or s for a given d) increases L eff , which results in a reduction in the off-current (I off = I ds at V gs = 0 V). As shown in Fig. 7(b) , for J ds < 50 µA/µm, higher g m values are exhibited by underlap devices designed with larger σ values whereas at larger J ds (50 µA/µm < J ds < 100 µA/µm), FinFETs with σ < 12.5 nm perform better. The peak g m sharply reduces with an increase in σ due to the parasitic series resistance associated with wider spacer regions. As our interest is in the ULV analog operations, we will concentrate at J ds = 5 µA/µm (at V ds = 0.2 V). The results at higher J ds and higher drain voltages are discussed later in this paper.
To analyze the reason for the enormous improvement in
gg ), we evaluate other important analog parameters, such as transconductance- to-current ratio (g m /I ds ), Early voltage (V EA ), transconductance (g m ) and total input capacitance (C gg ) focusing on 30 nm FinFETs. Fig. 8(a) and (b) shows the variation of g m /I ds with normalized drain current (I ds /(W g /L g )) for various σ values. g m /I ds ratio is a measure of the efficiency to translate current (hence power) into transconductance [2] . The g m /I ds parameter does not depend on device dimensions (to the first order) and its value is inversely proportional to the channel inversion level. An increase in σ shifts the source/drain doping away from the gate edge, thus minimizing the influence of drain on the channel region, leading to higher values (in WI region) of g m /I ds (∼ 36 V −1 ) as compared to ∼ 30 V −1 for abrupt SDE regions. This reduction in SCEs is reflected in an increase in current ratio ((I ds ) SDE /(I ds ) Abrupt ) to 2 (as compared to devices with abrupt SDE regions) at g m /I ds = 25 V −1 for σ = 15 nm. This factor of ∼2 times improvement in drain current translates into a higher A VO at lower J ds . Please note that the reduction of (g m /I ds ) peak in the WI region from the ideal value of ∼ 38 V −1 , signifies SCEs as (g m /I ds ) peak = (ln(10)/Sslope). SDE region optimization is particularly advantageous at low V gs , as the current flow is mainly due to diffusion of carriers, where a wider spacer region (∼45 nm; σ = 15 nm) does not degrade the device performance. However, as shown in Fig. 8(b) , in strong inversion region (∼ g m /I ds = 5 V −1 ), large σ values and wider spacers introduce additional parasitic series resistance, which degrades the performance (current ratio ((I ds ) SDE /(I ds ) Abrupt ) < 1 results in the degradation in g m ). Fig. 9(a) shows the variation of total gate capacitance (C gg = C gs + C gd + C gb , where C gs , C gd , and C gb represent gateto-source, gate-to-drain and gate-to-substrate capacitances, respectively) with spacer widths for various σ values. An increase in s shifts the source/drain doping away from the gate edge, resulting in a significant reduction in parasitic fringing capacitance, which leads to the decrease in C gg . This reduction is nearly 60% (σ ≥ 10 with s ≥ 40 nm) when compared with abrupt SDE FinFETs. The total fringing capacitance, composed of internal (C fi ) and external (C fe ) capacitances [ Fig. 9(b) ], is directly proportional to the distance of the gate edge from the source/drain doping profile. For an increase in spacer width, C gg initially decreases sharply and thereafter linearly as the capacitance is dominated by It is important to note that SDE engineered FinFETs with shorter spacers and gradual gradients achieve nearly the same value of C gg as compared to devices with abrupt SDE regions. The data corresponding to C gg > 0.8 fF/µm, i.e., C gg SDE /C gg ABRUPT > 1, represents gate-overlap architecture rather than the desirable gate-underlap design. Thus, the optimization of the SDE region is extremely important to minimize C gg associated with structure. It is important to note that such a drastic reduction in parasitic capacitance is not possible in other approaches [4] , [5] that have been suggested for improving analog FOM. Fig. 10(a) -(c) shows the variation of transconductance (g m ), output conductance (g ds ) and Early voltage (V EA = I ds /g ds ) with s for various σ values. An increase in σ with the range 5-15 nm improves the gate control (due to reduction in SCEs) and increases g m . The increase in g m is in the range of 30%-60% for σ ≥ 10 nm and s ≥ 40 nm. An increase in σ results in higher g m /I ds values (Fig. 8) which implies an increased g m at the same current. Multigate devices (FinFETs) achieve higher values of g m than single gate devices at lower V gs due to the volume inversion effect [3] . Also, it is important to note that SDE devices designed with larger σ (≥ 12.5 nm) along with wider spacers (≥ 60 nm) result in the degradation of g m (and f T ) due to parasitic series resistance effect. The increase of 30%-60% in g m translates into an equivalent relative increase in Gain Bandwidth product (GBW = g m /2πC L , where C L is the load capacitance). The most significant aspect increasing s in underlap design is the reduction in g ds leading to the improvement in V EA . Due to an increase in s, reduction in the net dopant concentration causes a substantial reduction in the peak electric field at the gate edge yielding higher values of V EA [12] . Underlap design results in a relative reduction of g ds by a factor of ∼12 for σ ≥ 12.5 nm with s > 40 nm. The large reduction in g ds , combined with an improvement in g m is responsible for the higher values of A VO , shown in Figs. 5 and 6. Please note that g ds and V EA are governed by (i) channel resistance, i.e., region under the gate and (ii) resistance of the Fig. 10(a) and (c), the lowest gm or V EA value corresponds to d = 9 nm/dec whereas the highest value represents d = 3 nm/dec whereas in Fig. 10(b) , the lowest g ds value corresponds to d = 3 nm/dec whereas the highest value represents d = 9 nm/dec. Notations and device parameters are the same as in Fig. 6 . spacer region. For large s values, g ds is dominated by the resistance of the spacer region. This results in comparable values of g ds (and V EA ) for σ = 12.5 nm(d = 3 nm/dec) and 15 nm (d = 5 nm/dec) and a crossover between these data points. Fig. 11 shows the dependence of f T and A VO on T fin along with the results of abrupt SDE regions. FinFETs with abrupt SDE regions need to be designed with thinner silicon films to achieve higher values of f T and A VO whereas SDE engineering provides additional flexibility in the choice of T fin . This will be extremely beneficial for nanoscale devices where high quality thin films are required to limit SCEs and provide improvement in analog FOM. The lowest value of T fin (= 12 nm) corresponds to an aspect ratio (AR = H fin /T fin ) of 5 whereas the largest T fin values refer to an AR of 2.5. SDE engineered FinFETs designed with thicker T fin , i.e., lower AR (AR = 2.5 at T fin = 24 nm) achieve higher values of f T and A VO as 
IV. OPTIMIZATION OF ANALOG FOM
Our results in the previous section has shown that the gateunderlap region is characterized by three parameters-s, d and σ. In order to develop guidelines for optimal device performance, we evaluate the dependence of f T and A VO on spacerto-straggle (s/σ). s/σ serves as a simple design parameter for the optimization of SDE regions as the L eff is a function of V gs and thus different in weak and strong inversion regions. As shown in Fig. 12(a) and (b), the lower limit on s/σ, i.e., (s/σ) min = 2.5 must be maintained to avoid SCEs (L eff > L g ) and achieve higher analog FOM as compared to devices with abrupt SDE regions, whereas (s/σ) max > 4 signifies a degradation in g m and f T due to parasitic series resistance associated with wider spacers. The minimum value of (s/σ) of 2.5 translates into a maximum acceptable source/drain doping concentration (N SD ) peak of ∼3 orders of magnitude reduction at the gate edge. FinFETs designed with s/σ < 2.5 perform worse than devices with abrupt SDE regions because a large d at lower σ causes dopant spill into the channel, leading to lower A VO and f T . Since the value of d depends on thermal budget and diffusivity, very small values (< 3 nm/dec) may be difficult to achieve (very small values of d require a nonstandard process [19] , [20] such as solid phase epitaxy or laser thermal annealing), as it may ultimately require control of individual atoms. Therefore, it is more appropriate to increase s to achieve higher s/σ values. Our results suggest that s should be approximately equal to 3σ, i.e., the spacer should be wide enough to ensure that more than 99.5% of the SDE region profile should be across the spacer. Also, as lateral straggle is equal to 2 √ Dt, where D is the Diffusion coefficient (in units of square centimeters per second) and t is the time, optimal straggle (σ = 10−15 nm) values can be understood in terms of the diffusion length of the SDE profile. Considering a typical process at T = 1000
• C with diffusivity of 5 × 10 −15 cm 2 · s −1 , achieving σ in the range of 10-15 nm would require an annealing time in the range of 50-110 s. Interestingly, this is approximately in line with the very simple theory associated with ideal abrupt junctions which predicts f T is inversely proportional to L g . It is significant that the anticipated improvement in f T with traditional scaling is only achievable if a relatively optimal value of σ is used. Such an optimally designed SDE gives the additional benefit of a very significant improvement in A VO (of up to 20 dB), making it possible in principle to design a nanoscale CMOS wideband low power op-amp with A VO ∼ 40 dB. Indeed, if the spacer is of sufficient length (> 3σ), and σ < 14 nm, neither A VO nor f T in the shorter device is critically dependent on the precise value of σ. Fig. 14 shows the dependence of extra series resistance (∆R = R underlap − R Abrupt ) associated with the underlap design. The parasitic resistance was extracted by the method proposed in [17] and the value determined by our simulations (6.15 kΩ) for the abrupt SDE region agrees well with the experimental result of ∼ 6.25 kΩ reported in [17] . For devices designed with σ ≤ 12.5 nm and s < 40 nm, with d in the range of 5-9 nm/decade, ∆R is below 0.5 kΩ, whereas it increases sharply to ∼ 1 kΩ for s > 40 nm. Any additional series resistance introduced by our design technique (s ∼ = 3σ) will be significantly less than the overall resistance including contact resistance. The extra resistance will significantly degrade the performance in the strong inversion region. For a device operating in the WI region (J ds = 5 µA/µm), the extra resistance will not significantly limit the performance except for s > 60 nm.
In this paper, we have focused our attention in optimizing the underlap region parameters to improve analog/RF FOM at low current densities. Analog/RF FinFETs may be operated at higher J ds corresponding to the peak g m (or f T ) of the device. A recent study by Dickson et al. [21] suggested that 1) peak values of f T , maximum frequency of oscillation (f MAX ), minimum noise figure (NF min ) are obtained at 300 µA/µm, 200 µA/µm and 150 µA/µm, respectively for a large range of Si(Ge) (Bi)CMOS technologies and 2) J ds corresponding to peak f T , f MAX , and NF min remain invariant over technology node and foundries. In this paragraph, we analyze the behavior of f T and f MAX at high V ds of underlap and nonunderlap FinFETs. As shown by the comparison between measurements reported by Parvais et al. [22] and our simulations in Fig. 15(a) and (b) , nonunderlap FinFETs designed with thicker fins achieve peak f T and f MAX values at similar J ds . However, as T fin is reduced, not only are peak f T and f MAX values reduced, but the peak f T and f MAX values occur at lower J ds (∼ 200 µA/µm and ∼ 100 µA/µmT fin = 25 and 17 nm, respectively). This is due to the parasitic source/drain resistance associated with a nonplanar multigate structure [16] , [17] . Therefore, the result from [21] regarding the invariance of J ds corresponding to peak f T and f MAX is appropriate for planar MOSFETs, but only for nonplanar FinFETs with thick fins. Fig. 16(a) and (b) show the variation of f T and f MAX with J ds in gate-underlap FinFETs operated at higher V ds (= 1.2 V), where the effect of parasitic resistances has been included, with appropriate values of contact resistance taken from [17] . An increase in σ shifts 1) peak f T and f MAX values to lower J ds and 2) peak f T and f MAX values at lower J ds are 
for J ds > 100 µA/µm, underlap devices achieve higher f MAX values due to the contribution of the term g ds + 2πf T C gd (f MAX is inversely proportional to g ds + 2πf T C gd ) due to a drastic reduction in g ds and capacitances. Table II illustrates trends and provides guidance in determining optimal SDE region parameters for different gate lengths. The considerable improvement in key analog FOM at shorter gate lengths reflects the significant potential of SDE region optimization in nanoscale devices for ULV applications. s/L g and σ/L g ratios must be increased while reducing L g in order to improve f T and A VO . s/L g ratio should be increased from 1.0 to 1.7 as L g is reduced from 60 to 30 nm. This implies that sub-30 nm devices should be designed with source/drain diffusion length (σ) up to three quarters of the gate length, along with ultra-wide spacers (e.g., 2.6L g ).
It must be emphasized that we have presented a comparative assessment of FinFETs (designed with abrupt SDE regions and underlap design) at low current levels (∼ 5 µA/µm at V ds = 0.2 V and V gs < V th ) intended for ULV applications. Such SDE region engineered devices, with wider than expected spacers, will not be useful for operation at higher J ds unless the spacer is shorter than the gate length, due to the parasitic series resistance that severely degrades the device performance. Also, it must be noted that due to the uncertainties involved in the s and σ values in nanoscale devices, some of the values reflecting the improvement may be different from those stated in the text. Nevertheless, the overall trend in the design of an optimal low-voltage/low-power device of well-calibrated straggle and progressively increasing spacer with reduction in gate length is very significant.
V. CONCLUSION
The enormous potential of SDE region engineering in FinFETs for analog applications has been extensively analyzed for long and short gate length devices of varying aspect ratio and fin thickness. Gate-underlap FinFETs operated at low current levels are particularly useful for ULV analog applications as both gain and speed of devices can be drastically improved. The enormous potential of SDE region engineered FinFETs for ULV analog applications is attributed to: 1) improvement in transconductance due to suppressed SCEs; 2) reduction in drain conductance and consequent improvement in Early voltage due to reduction in peak electric field; 3) the drastic reduction in parasitic fringing capacitance due to an optimal gate-source/drain underlap design.
The potential to control the spacer width and lateral straggle of the doping profile provides an additional degree of freedom alongside the aspect ratio, to design future analog devices. Optimally-engineered FinFETs do show high tolerance to variations in spacer widths and lateral straggle values, thereby relaxing the process control requirements. Values of spacer-tostraggle ratio lying between 2.5 and 4 represent the lower and upper limit required for achieving an improvement factor > 2 in key analog FOM over a more traditional design with abrupt source-drain junctions. The lower limit on spacer-to-lateral straggle ratio corresponds to an upper limit on the net doping concentration at the gate edge of ∼3 orders of magnitude lower than the peak source/drain doping. As gate length is reduced, it is significant that neither the spacer length nor the lateral straggle change significantly, with the optimal spacer lying in the range 40-55 nm and optimal straggle in the range 10-15 nm. The impact of parasitic resistance associated with wider spacers on cutoff frequency and maximum frequency of oscillations is minimal if operated at lower current densities (∼ 50 µA/µm). The designs featured in this paper have focused on an optimal device for ultra-low-power analog applications, but the same principles apply when designing a device to meet a low operating power International Technology Roadmap for Semiconductors specification for a digital application, which will typically require a shorter spacer but very similar values of lateral straggle. After a number of years working in industry, he was a appointed in 1982 as a Lecturer in Electronics at Queen's University and a Senior Lecturer in 1989. He currently holds the Chair of electronic engineering at Queen's University and has more than 25 years experience in simulation and design of semiconductor devices and circuits. As Assistant Director of the Northern Ireland Semiconductor Research Centre, he leads the semiconductor device simulation research group. He has more than 25 years experience in simulation and design of semiconductor devices and circuits including MOS, SOI and bipolar devices. Over the course of his career he has coauthored two textbooks and published more than 130 journal and conference papers on topics involving semiconductor devices, signal processing and medical electronics. During the course of his career, he has worked as a consultant to several electronics companies. His current research interest is in the application of silicon on insulator technologies in nanoelectronics.
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